

# Design of a Low-Voltage EEG Detector Based on a Chopping Amplifier in CMOS 65-nm

Nathan Seutin, Hugo García-Vázquez, Alexandre Quenon, Fortunato Carlos Dualibe  
Electronics and Microelectronics Unit, University of Mons (UMONS),  
Boulevard Dolez 31, 7000, Mons, Belgium  
Email: fortunato.dualibe@umonts.ac.be

**Abstract**—This paper presents a design of an Electroencephalography (EEG) detector circuit powered by 1.2V using a CMOS 65-nm process. The circuit comprises two main blocks: a chopping amplifier and a bandpass filter bank. The latter was implemented using Gm-C technology. The chopping amplifier comprises two Miller amplifiers and two choppers. The  $g_m/I_D$  methodology is used in order to size the transistors. The designed EEG detector can amplify brain signals in the order of microvolts by 100dB. The whole detector demands a current consumption of 543µA and 31164µm<sup>2</sup> of active area. The power supply rejection PSRR results in 130.65dB. The circuit can be used in a Brain-Computer Interface (BCI) for several applications.

**Index Terms**—EEG detector, CMOS, 65nm,  $g_m/I_D$ , Gm-C Filter, Chopping Amplifier, Fully Differential, OA, OTA

## I. INTRODUCTION

Electroencephalography (EEG) is used to detect and analyse brain activity for several applications like clinical diagnosis of brain pathologies, research on cognitive processes and brain-computer interfaces, among others [1]. For instance, EEG allows users to interact with their environment using only brain activity detection. This is achieved by means of a BCI that comprises an analogue part, the EEG detector, followed by an Analogue-to-Digital (A/D) converter and a digital processor. Its block diagram is shown in figure 1. The whole system transforms brain signals into commands, which can be used to turn on/off lights, to open/close doors or even to emulate a joystick of a video game. In agreement with different emotional states, brain signals are grouped in three frequency bands, namely: Alpha (8 Hz to 14 Hz), Beta (15 Hz to 31 Hz) and Gamma (32 Hz to 100 Hz). Their amplitudes range from a few to hundreds of microvolts. Thus, the use of ultra-sensitive electrodes disposed on the head is mandatory. The signal at the output of the electrodes must be amplified within those three frequency bands. On the one hand, in view of an efficient A/D conversion it is necessary to have at least 100 mV at the output of the EEG detector. This leads to a 100 dB total gain needed from the electrodes to the ADCs' inputs. On the other hand, since signals to amplify are much smaller than the operational amplifiers' (OA) offsets, traditional OA-based Instrumentation Amplifiers (IA) cannot be used. Indeed, the offset of an operational amplifier is commonly as high as 10 mV. If a classical IA is used, the input signal is masked by the OA's offset and noise that would be amplified by identical gain. In contrast, a chopping amplifier fits better the requirements of this application. By means of chopping

modulation and filtering one can eliminate the OAs' offsets and the low-frequency noise [2].

In this work we design in CMOS 65-nm a multiple-output bandpass chopping amplifier that can be used as an EEG detector. The paper is structured as follows: firstly, the whole circuit is described and each block is explained in detail. Next, the design of each block is addressed, from the choice of the transistor parameters to the final circuit. The design methodology is explained in the third section. In section four, simulation results are discussed. Finally, conclusions are presented.




Fig. 1. Block diagram of an EEG acquisition system.

## II. CIRCUIT DESCRIPTION

Figure 1 shows a system-level view of the designed EEG detector that includes a chopping amplifier and three bandpass filters tuned at the central frequency of each band.

### A. Chopping Amplifier

The chopping amplifier [2] shown in figure 2 comprises several parts: two 4-switch choppers, one at the input of a finite-gain fully differential amplifier and the other at its output. The amplifier is built from two identical single-ended operational amplifiers and its gain is set with four resistors. The chopping amplifier working principle can be described as follows:

- 1) the input signal is chopped at a given clock frequency in order to translate its baseband to higher frequencies
- 2) the chopping modulated signal is then amplified with an amplifier, and
- 3) the amplified signal is restored to its original baseband by chopping it again at the same clock frequency and phase.




Fig. 2. Schematic of the chopping amplifier.

Since offset and low-frequency noise at the input of the fully-differential amplifier are chopped only once, their spectrums remain at high frequency and can be easily filtered out by low-frequency bandpass filters. The clock frequency must be high enough in order to avoid alias overlapping of the chopped modulated signal and to facilitate the filtering of modulated offset and noise. In this work we use a 10 kHz clock (50% duty-cycle). Notice that we need two non-overlapping complementary clocks to ensure the good operation of the choppers. The closed loop-gain of the fully differential amplifier must be limited. Otherwise the OA's offset voltage ( $\approx 10$  mV) will saturate the stage's output. For a 1.2 V supply this gain should be theoretically lower than 120. In this work, it was set at approximately 100 (40 dB). This can be attained by choosing the proper values for the resistors  $R_A$  and  $R_B$  in figure 2, as indicated in equation (1).

$$A_{closed} = \left(1 + \frac{R_A}{R_B}\right) = \left(1 + \frac{50 \text{ k}\Omega}{500 \Omega}\right) = 101 \quad (1)$$

### B. Gm-C Filters

The signal at the output of the chopping amplifier must be filtered. As mentioned in the introduction, three bandpass filters are designed in the bands 8 Hz to 14 Hz, 15 Hz to 31 Hz and 32 Hz to 100 Hz. These, in turn, must further amplify the EEG signal, which is in the order of millivolts at the output of the chopping amplifier. To implement low-frequency analogue integrated filters, we considered the use of either switched-capacitor (SC) techniques or Gm-C filters implemented with operational transconductance amplifiers (OTA). However, for very low signal levels to amplify, continuous-time Gm-C filters are preferred because the switching noise, present everywhere in SC circuits, is avoided.

Each filter comprises three cascaded biquad sections. In fact, a simple bandpass filter has a slope of  $\pm 20$  dB/decade, which is not enough for narrow bandpass realizations. Therefore, for each filter, the roll-off slopes are  $\pm 60$  dB/decade in order to strongly attenuate the out-of-band signals. The total gain of each band filter at its centre frequency is almost 60 dB. Figure 3 depicts the schematic of only one biquad section. All filters are fully-differential and have the same structure, but they differ in their central frequencies.




Fig. 3. Schematic of the biquad Gm-C section.

## III. CIRCUIT DESIGN

The circuit was designed in a CMOS 65-nm process by means of the  $g_m/I_D$  methodology and simulated with Spectre by using BSIM4 MOS transistor models.

### A. Chopped Amplifier

For the OAs, two single-ended Miller amplifiers have been used. The value of the compensation capacitor was set to 3 pF in order to obtain the desired unity gain frequency ( $f_T = 10$  MHz) and phase margin (60°). The  $f_T$  was chosen in order to obtain a closed loop-gain of 40 dB and a closed-loop bandwidth of 100 kHz. This bandwidth is needed because the chopped signal must be rebuilt at the output of the second chopper. Therefore, the amplifier must equally amplify at least ten harmonics of the chopped signal in order to minimise linear signal distortion.

Actually, the Miller OA transfer function also presents a second non-dominant pole and one right half-plane (RHP) zero that introduce phase lag. In order to obtain a 60° phase margin, those singularities were placed far beyond the unity-gain frequency.

The choppers' switches are simply NMOS transistors. The amplitude of the clock signals was set to 1 V. The most important parameter of a switch is not the values of  $R_{on}$  and  $R_{off}$  separately but the ratio between them. To evaluate this ratio, the length of a transistor is set at the allowed minimum (0.14 µm in the CMOS 65 nm technology for transistors with very low VT) whereas the width was swept from 0.32 µm to 10 µm. As shown in figure 4 the ratio  $R_{off}/R_{on}$  increases quickly until saturation. Table 1 shows that the best result is obtained for  $W = 10$  µm that gives rise to a  $R_{off}/R_{on}$  ratio of 226, approximately. It does not make sense to further increase the transistor width since the result would be almost identical.

TABLE I  
SWITCH PARAMETERS,  $W_L = 0.32$  µm &  $W_S = 10$  µm

$W$ (µm)	$R_{off}/R_{on}$	$R_{off}/R_{on}$	$R_{off}/R_{on}$
0.32	13.95	68	226

### B. Gm-C Filters

Figure 3 shows the fully-differential Gm-C biquad section used for the filters. The transfer function of this bandpass section is given by:




Fig. 4.  $\frac{g_m}{I_D}$  depending on the width of the NMOS transistor.

$$\frac{V_{out}}{V_{in}} = \frac{\left(\frac{g_m}{I_D}\right)s}{s^2 + \left(\frac{C_{m1}}{I_D}\right)s + \frac{C_{m2}C_{m3}}{I_D C_{m1} C_{m2}}} \quad (2)$$

In order to simplify the design and look at reusing as much as possible some of the filters' components, the following assumptions are made:

- $C_A = C_B = 1 \text{ pF}$ ,
- $G_{m1} = G_{m2}$ .

From the desired frequency response of the filter we can calculate the values of each  $G_{m_i}$  to be implemented. The smallest transconductance value is below 100 pS. For obtaining transconductances of this order of magnitude, the current division technique presented in [3] is used. The transconductor is shown in figure 5. Two composite NMOS mirrors can be noticed, each one comprising parallel ( $m$ ) and series ( $n$ ) connections of transistors.




Fig. 5. Schematic of the transconductor  $G_{m1m}$ .

The transconductance of this circuit is:

$$G_m = \frac{g_m}{I_D} n \cdot m \quad (3)$$

where  $g_m$  is the small-signal transconductance of transistors  $M_0$  and  $M_1$  and  $I_D$  their drain currents. In view of a good matching, connecting transistors in parallel is better than increasing the number of fingers. Besides, the voltage supply must be high enough in order to warrant the correct operation of stacked transistors and the desired output swing. To this end, transistors are biased in weak inversion which ensures not only low current consumption but also small  $V_{ds}$  drops.

In equation (3)  $g_m/I_D$  is known because the weak inversion transistor operation is imposed ( $g_m/I_D = q/n \cdot k \cdot T$ ). Parameters  $n$  and  $m$  were set to 10, except for  $G_{m0}$  and  $G_{m07}$  in which  $n$  is set to one. The only unknown is  $I_D$  that can be calculated by means of the former equation. Then, with the help of the  $g_m/I_D$  curves, the transistors' sizes  $W/L$  are obtained [4].




Fig. 6. DC sweep on transconductor  $G_{m1m}$  to obtain its value at  $V_{CM} = 600 \text{ mV}$ .

For the input pair's tail current, a single PMOS transistor is used. Its width is set at the allowed minimum whereas its length was considerably increased in view of a high common-mode rejection of the transconductor itself.

For minimising phase errors that can lead to distorted filters' transfer function, the output impedance of the transconductor must be as high as possible. For this reason the PMOS active loads  $M_{S4}$  and  $M_{S2}$  must be cascoded by  $M_2$  and  $M_3$ , respectively.

As in any fully-differential circuit, a common-mode feedback circuit (CMPB) is needed in order to set the DC voltages at the outputs of the transconductor [5]. These are set at  $V_{CM} = V_{DD}/2$  in order to allow the desired signal swing.

A DC sweep simulation permits the verification of the transconductance value of each transconductor. As shown in figure 6  $G_m$  is measured at the common-mode voltage  $V_{CM} = 600 \text{ mV}$ , the DC level around which all signals evolve (the analogue ground). The transconductors' parameters are summarised in table II.

TABLE II  
GM-C FILTERS PARAMETERS

	Value (pS)	Value (pS)	$I_D$ (nA)
$G_{m0}$	132.99	132.98	0.15
$G_{m07}$	13.4	13.4	0.30
$G_{m08}$	101.46	101.45	0.5
$G_{m09}$	10.14	10.14	1
$G_{m10}$	101.4	101.4	1
$G_{m11}$	101.4	101.4	1
$G_{m12}$	101.4	101.4	1
$G_{m13}$	101.4	101.4	1
$G_{m14}$	101.4	101.4	1
$G_{m15}$	101.4	101.4	1

#### IV. SIMULATION RESULTS

AC frequency response simulations on a Gm-C integrator allow us to measure the transconductors' phase error, which is the difference between the phase shift of an ideal integrator

TABLE III  
OPEN-LOOP GAIN & PHASE ERROR OF EACH TRANSCONDUCTOR

	Gain (dB)	Phase Error (°)
$G_{m0}$	31.85	0.08
$G_{m07}$	31.80	0.10
$G_{m08}$	31.79	0.12
$G_{m09}$	42.39	0.13
$G_{m10}$	46.33	0.13
$G_{m11}$	36.01	0.04
$G_{m12}$	36.00	0.15
$G_{m13}$	35.19	0.2

( $-90^\circ$ ) and a real one at the unity-gain frequency. Simulation results for each transconductor are shown in table III. Notice that phase errors are kept below one degree, which is small enough to ensure undistorted filters' frequency response. Figure 7 shows the simulated frequency response of each filter including the gain of the chopping amplifier (40 dB).




Fig. 7. Frequency response of each block.

The transient simulation is performed with a set of sinusoidal waves ranging from 5 Hz to 100 Hz in steps of 5 Hz. They are added to conform the input signal. The amplitude of each sinusoid is 1  $\mu\text{V}$ . Figure 8 shows the results of an FFT analysis of each filter's output. The envelope of the signals' spectrum analysis agrees with the filters' frequency response in figure 7.




Fig. 8. FFT analysis of each output voltage.

The current consumption and active area occupied by the circuit are summarised in tables IV and V respectively. The chopping amplifier is the most power consuming block, this

is because it requires large bandwidth Miller amplifiers ( $f_c = 10 \text{ MHz}$ ) that leads to bias three OA's transistors in strong inversion. The total active area is 31 164  $\mu\text{m}^2$ .

TABLE IV  
CURRENT CONSUMPTION OF EACH BLOCK

	Minimum ( $\mu\text{A}$ )	Maximum ( $\mu\text{A}$ )	RMS ( $\mu\text{A}$ )
Chopping amplifier	280.9	541.3	387
1st filter	12.016	4.048	4.074
2nd filter	1.206	1.206	1.205
3rd filter	1.179	1.179	1.176
Total	305.3	544.4	394.4

TABLE V  
ACTIVE AREA OCCUPIED BY EACH BLOCK

Block	Subblock	Area ( $\mu\text{m}^2$ )
Chopping amplifier	OA	154.006
	Switch Resistor	11.2
1st, 2nd, 3rd filters	Transconductor	1336.308
	Capacitor	21176.6119

Finally, the power supply rejection ratio ( $PSRR$ ) at DC can be approximated by:

$$PSRR(\text{dB}) = 20 \log_{10} \left( \frac{\Delta V_{\text{supply}} A_v}{\Delta V_{\text{out}}} \right) \quad (4)$$

By powering the circuit with 1.2 V and 1.4 V, the DC simulations reveal a  $PSRR$  of 130.05 dB.

#### V. CONCLUSION

We presented the design of a fully-differential bandpass chopping amplifier that can be used as an EEG detector in a BCL. The circuit comprises a chopping modulated finite-gain amplifier and three 3rd order Gm-C filters that can be powered by a battery or energy harvesting techniques. The obtained performance figures meet the requirements for the intended application. Some improvements can be envisaged however, namely, the optimisation of the Miller amplifiers which are the most power consuming blocks. With this aim, it is possible to lower the chopping frequency so as to reduce the required bandwidth for such amplifiers. Nevertheless, this solution will demand more filtering efforts as higher order filters will be needed. This is feasible, in terms of power consumption, because the designed biquad sections are ultra low-power. This research will move forward towards the design of the circuit layout looking at the fabrication of a prototype.

#### REFERENCES

- [1] E. Velez, Y. Manquez-Bocanegra and E. Martinez-Monter, "EEG wireless recording and multidimensional analysis", Book Chapter, Publisher American Scientific Publishers, ISBN 1-5883-237-6, 2012.
- [2] H.C. Dhaibis et al., "New Low-Voltage Electrically Tunable Triode-MOSFET Transconductor and its Application to Low-Frequency Gm-C Filtering", in The 18th Symposium on Integrated Circuits and System Design SBCCI 2005, vol. 1, pp. 207-212, Brazil, 2005.
- [3] A. Alfredo, R. Fiorillo, and C. Galup-Montoro, "Narrowband, Sub- $\mu\text{s}$  ODA's, With Sub-10-nV Input Offset, Using Series-Parallel Current Mirrors", IEEE JSSC, VOL. 41, No. 9, 2006.
- [4] F. Siveria, D. Flanitz, and P. G. A. Jacques, "A gm/ID based methodology for the design of CMOS analog circuits and its application to the synthesis of a silicon-on-insulator micropower ODA", IEEE JSSC, vol. 31, no. 9, pp. 1314-1319, 1996.
- [5] J.H. Duque-Carrillo, "Control of the Common-Mode Component in CMOS Continuous-Time Fully Differential Signal Processing", AICSP, N4, pp. 131-140, Kluwer Academic Publishers, 1995.

